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Hybrid CMOS/nanodevice technology is a well-known candidate to extend the exponential Moor-Law
progress of microelectronics beyond the 10-nm frontier. This paper presents and evaluates a novel
method for synaptic weights implementation of artiﬁcial neural networks in CMOL technology, a hybrid
CMOS/nanodevice technology. In this novel method, the analog property of the IeV characteristic of the
nanodevice is utilized to implement each neuromorphic synaptic weight. Each synaptic weight is also
implemented by using one nanodevice instead of several nanodevices. Moreover, the proposed method is
applied to the multilayer perceptron (MLP) network in CMOL technology. Our analysis shows that the
power consumption and speed are effectively improved in the proposed method compared to other
methods at the expense of a reasonable overhead defect tolerance.
Copyright  2014, Karabuk University. Production and hosting by Elsevier B.V. All rights reserved.1. Introduction
Recently, extensive research attempts have been carried out on
artiﬁcial neural network (ANN) implementations and applications
[5,11,16,19,28,42]. Since reducing the implementation area and
power consumption are very important issues in VLSI designs,
nanotechnology is a well-known candidate to develop these
implementations [15,22,37].
In the last decade, hybrid CMOS/nanodevice technologies such
as CMOL, and Field-Programmable Nanowire Interconnect (FPNI),
have received widespread attention due to the number of prom-
ising applications [29]. These applications can be classiﬁed into
three important groups: (1) design of digital and analog circuits
[3,10,29,30], (2) design of nonvolatile memories [13,25,32,43], and
(3) design of artiﬁcial neural networks [8,18,21,22,34,37e39].
In these technologies, a CMOS subsystem with relatively large
silicon transistors is utilized for signal restoration, long-range com-
munications, input/output functions, and testing, while add-on
nanowire crossbar with simple two-terminal nanodevices at each
Crosspoint provides most of the information storage, short-range
communications, and facilitate signal processing [8,15,22,34,36].cation, Culture and Research
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ity.
duction and hosting by Elsevier BArtiﬁcial neural network is a candidate to be developed in hybrid
CMOS/nanodevice technologies such as CMOL due to the ultra-
dense circuit integration demonstrated in these technologies [8,15].
In neurocomputing, the setting of synapses weight is an
important issue [15]. The use of two-terminal nanodevices to
implement synaptic weights is investigated in literature [8,15].
Likharev [21,22], and Turel and Likharev [39] have introduced the
CrossNets such as Inbar, Flossbar and Randbar. Moreover, Aﬁﬁ et al.
[1], Lee and Likharev [20], Likharev [23], Likharev et al. [24], and
Turel et al. [40,41] have investigated the neural network imple-
mentations such as multilayer perceptron (MLP) and Hopﬁeld in
CMOL technology.
Folling et al. [8], Likharev [21,22], and Turel et al. [41] have
shown that each synaptic weight can implement using a square
array of n  n nanodevices. In this method, the number of on-state
nanodevices determines the synaptic weight. In other words, the
synaptic weight can be controlled by changing the number of on-
state nanodevices.
This paper investigates a novel method to implement the syn-
aptic weight in the artiﬁcial neural network in CMOL technology. In
this novel method, each synaptic weight is implemented by only
one nanodevice based on the analog property of its IeV charac-
teristic. The proposed method is also applied to the MLP network in
CMOL technology. The MNIST database [27] is utilized to training
and testing of the proposed method. Our analysis shows that the
proposed method for the MLP network implementations has
several advantages over other methods for the MLP network.V. All rights reserved.
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Turel et al. [41].
The rest of this paper is organized as follows: Section 2 describes
CMOL technology, and CMOL-based artiﬁcial neural networks. The
proposed method for the MLP network implementations is pre-
sented in Section 3. Section 4 evaluates the proposed method.
Finally, Section 5 concludes the paper.
2. Background
2.1. CMOL technology
One of the known ways to open new opportunities for VLSI
designs is to utilize hybrid CMOS/nanodevice technologies
[7,12,29,37]. Fig. 1 shows the general idea of hybrid CMOS/nano-
device technology.
The implementation platform in the hybrid CMOS/nanodevice
technologies combines a typical CMOS subsystem, with bottom
layer of silicon MOSFETs and several wiring layers, augmented with
a simple nanoelectronic add-on layer. The nanoelectronic layer
consists of a Crossbar of nanowires with two-terminal nanodevices
placed in Crosspoints of nanowires [29,37].
CMOL is a well-known example of hybrid CMOS/nanodevice
technologies. In CMOL technology, the most difﬁcult functions are
moved into CMOS subsystem. The nanoelectronic layer, nanowires
and two-terminal nanodevices, is utilized for wired-OR logic and
signal routing [29,37]. Fig. 2 shows schematic diagram of CMOL
technology.
In CMOL technology, a nanowire Crossbar is placed on top of a
sea of CMOS inverters (Fig. 2bed). Fig. 2a shows interface between
CMOS subsystem and nanoelectronic layer, which is provided by
pins. These pins are distributed all over the circuit area [23,34,37].
The Crossbar is slightly rotated so that each nanowire is electrically
connected to one pin extending up from CMOS subsystem (Fig. 2a
and b). Two-terminal nanodevices are assumed to be nonlinear
antifuses to implement the wired-OR function, but device vari-
ability or insufﬁcient nonlinearity might decrease the circuit den-
sity [34,37]. For example in Fig. 2d, if only two Crosspoint
nanodevices, connected to inputs A and B, are in the on-state, theFig. 1. The general idea of hybrid CMOS/nanodevice technology which consist of CMOS sub
two horizontal and vertical nanowires [29,37].output shows NOR function of input signals A and B, F ¼ Aþ B.
Different investigations show that the cleverness of this technology
is its simplicity, density, and clean separation of conﬁguration and
data communication [15,23,29,37].2.2. CMOL-based artiﬁcial neural networks
Artiﬁcial neural networks implemented in CMOL technology,
similar to conventional neural networks, consist of neural cell
bodies, or somas, synapses, axons and dendrites. These networks,
which are also named CrossNet, using CMOS subsystem to imple-
ment the neural cell bodies, or somas, the nanodevices as synapses,
and interconnects or nanowires as axons and dendrites. Somas are
also connected through the nanowires and nanodevices [23,39,41].
Fig. 3 shows a simpliﬁed schematic of a CMOL-based artiﬁcial
neural network.
The neural cell bodies, which are shown by gray squares in
Fig. 3b, are always nonlinear ampliﬁers, which are typically
implemented in CMOS subsystem. These ampliﬁers feed axons
and are also fed by dendrites, which are shown by red and blue
lines respectively in Fig. 3b, in their on-states [22,23,41]. More-
over, the direct connections between any two neurons located on
the same row or column are excluded, because axonic and den-
dritic nanowires have open-circuit terminations on one end. As a
result, neurons should communicate through the synapses.
In other words, output voltage of jth soma is applied to
axonic nanowires, which are shown by red lines. Perpendicular,
physically similar dendritic nanowires, which are shown by blue
lines, lead to inputs of kth soma. When two-terminal nanodevice
at the Crosspoint of jth axon and kth dendritic is in its on-state,
this voltage provides a substantial contribution of the current
injection Ik into kth dendritic nanowire. As a result, in the linear
approximation and low input load, the total current is as
follows:
IjðtÞ ¼
Xm
k¼1
X
sj ¼1
sjGjkVkðtÞ (1)system and nanoelectronic add-on layer. Two-terminal nanodevice is placed between
Fig. 2. Schematic diagram of CMOL technology (a) a schematic side view, (b) a schematic top view showing the idea of addressing a particular nanodevice via CMOS subsystem and
interface pins, the speciﬁc rotation angle makes each nanowire individually accessible from CMOS subsystem, (c) a zoom-in top view on the circuit near several interface pins, (d) an
example of 2-input NOR gate in which the output signal denotes the NOR of two input signals A and B, F ¼ Aþ B [34,37].
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tance of the Crosspoint nanodevice, and sjGjk plays the role of the
synaptic weight [23,40]. The synaptic weight provided by a Cross-
point nanodevice is binary, while for most applications multi-
valued synapses are required [37].
Folling et al. [8], Likharev [21,22], and Turel et al. [41] have
shown that a square array of n  n nanodevices can be utilized to
implement multi-valued synapses in the MLP network imple-
mentation. Fig. 4 shows a simpliﬁed schematic of this idea.
In this implementation method, analog addition of currents in a
square array of n  n nanodevices produces a composite synapse
with n2 þ 1 discrete weight levels [22]. Each level denotes the
number of on-state nanodevices [23,41].
3. The proposed method for MLP network implementation
The MLP network implementation methods, which use a
square array of n  n nanodevices for implementing each syn-
aptic weight, have a long time and complex learning process.
Moreover, the power consumption and area in these imple-
mentations are considerable. In these implementation methods,
the digital properties of nanodevices are used (on-state and off-state), and the information loss at clipped synapse may seri-
ously affect the network performance. It’s expected that using
one nanodevice for each synaptic weight will result in less power
consumption and faster performance compared with multiple
nanodevices. Therefore, we propose a new and efﬁcient method
for the MLP network implementations, which improves these
conditions. The proposed method for the MLP network imple-
mentations is shown in Fig. 5.
In the proposed method for the MLP network implementation,
axons and dendrites, which are shown by orange and blue lines
respectively, are implemented as nanowires. Synapses, which are
shown by green circles, are also implemented at Crosspoints.
Neural cell bodies, somas, which are shown by rectangular, are
implemented in CMOS subsystem. Moreover, the proposed method
uses only one nanodevice to implement each synaptic weight. Any
pair of somas is connected by two synapses leading to soma inputs.
As a result, synaptic weight may effects as w, 0, and þw where w
shows the synaptic weight.
In this method, the analog property of the IeV characteristic of
the nanodevice is utilized to implement each synaptic weight. We
utilized the suggested model by Hu et al. [14] for simulation.
Simulation results of IeV characteristic of the nanodevice in on-
Fig. 3. A simpliﬁed schematic of a CMOL-based artiﬁcial neural network. a) Schematic of biological neuron, b) a simpliﬁed schematic of connection of two neurons and its soma for
the non-adaptive, ﬁring rate regime. Red and blue lines show axonic and dendritic nanowires respectively. Bold red and blue points show open-circuit terminals of nanowires,
which do not allow somas to interaction bypass of synapses [22,41].
Fig. 4. The synaptic weights implementation method using a square array of n  n
nanodevices. This method providing n2 þ 1 discrete weight levels [22].
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mentation results of the IeV characteristic of a nanodevice.
The nanodevice current uniquely depends on the voltage
dropped across the nanodevice in the on-state. The IeV charac-
teristic of the nanodevice plays an important role in the proposed
method for the MLP network implementations.
In the proposed method, the training is done outside and the
resulted weights are simply imported into the hardware. This pro-
cedure is startedwith training of a homomorphic precursor artiﬁcial
neural network with synaptic weights, implemented in software,
using one of established method such as error backpropagation. To
implement weights, all two-terminal nanodevices are ﬁrst reset to
their off-state. Then, pairs of somatic cells are sequentially selected
to apply external voltage to a particular synapse, so that the corre-
sponding two-terminal nanodevice is turn on. Finally, for applying
the desired voltage to the nanodevice, the following steps are
performed:
1) The required nanodevice current is determined based on the
synaptic weight. These two parameters have a linear
relationship.
2) The required nanodevice voltage is determined based on the
required nanodevice current and Fig. 6.
3) This desired voltage is applied to the nanodevice.
Fig. 5. The proposed method for the MLP network implementations. Axonic and dendritic nanowires are shown by orange and blue lines respectively; synapses implemented in
Crosspoints are shown by green circles, and somas implemented in CMOS subsystem are shown by rectangular.
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dynamically trained in the proposed method for the MLP network
implementations.
4. Results and discussions
In this section, the power consumption, speed and defect
tolerance of the proposed MLP network implementation method
are investigated. It should be noted that the components which can
affect the performance of the implementations in CMOL technology
are the number of required nanodevices, the nanowires, the pin-to-
nanowire contact, and pins interface between the nanowires and
the CMOS subsystem [9,26].
4.1. Power consumption evaluation
The static power consumption of the CMOL-based artiﬁcial
neural networks includes both the working power and the leakage
power [9]. The working power is based on the on-state conditions
and is determined as follows [9]:
Pon ¼ abNMV2=ð2Rcon þ Rwire þ Ron=DÞ (2)
where D denotes the number of nanodevices, Rcon, Rwire and Ron
denote the pin-to-nanowire contact resistance, the nanowire
resistance and the on-state nanodevice resistance respectively, a
denotes the average probability that the driving voltage to the input
nanowires is high, voltage on the nanodevices is over Vt, b is the
probability that the nanodevices are in the on-state, M and N
denote the number of vertical and horizontal nanowires
respectively.
By increasing the number of nanodevices, and vertical and
horizontal nanowires in Eq. (2), the working power is increased.
Since the number of required nanodevices and nanowires, in the
proposed method is reduced in comparison with the methods
utilized a square array of n  n nanodevices, the working power in
the proposed method is considerably reduced in comparison with
other methods such as methods utilized by Folling et al. [8],
Likharev [21,22], and Turel et al. [41]. Fig. 7 shows an illustrativeexample in which the working power is shown based on the
number of nanodevices D.
As it is shown in Fig. 7, by increasing the number of nanodevices,
the working power in the MLP network is increased.
The leakage power is also determined based on the off-state
nanodevices current as follows [9]:
Pleakage ¼ að1 aÞNMV2=

2Rcon þ Rwire þ Roff
.
D

(3)
where Roff denotes the nanodevice resistance in the off-state. In
Eq. (3), the number of nanowires and nanodevices has directly
effect on the leakage power. Since in the proposed method the
number of nanowires and nanodevices is reduced in comparison
with other MLP network implementation methods which use a
square array of n  n nanodevices to determine the synaptic
weight such as Folling et al. [8], Likharev [21,22], and Turel et al.
[41], the leakage power in the proposed method for the MLP
network implementation is also reduced in comparison with these
methods.4.2. Speed evaluation
The delay time from the input pin to the output pin through the
nanowires and nanodevices is determined as follows [9]:
s ¼ ð2Rcon þ 1:5Rwire þ Ron=DÞCwire (4)
where Cwire denotes the nanowire capacitance.
In the proposed method for the MLP network implementations,
only one nanodevice is utilized to implement each synaptic weight.
So, Cwire is reduced in comparison with methods utilized a square
array of n  n nanodevices to determine the synaptic weights.
However, reducing the number of nanodevices can increase the
delay time, but reducing Cwire can reduce the delay time. Our
simulation results show that the total delay time is reduced.
Therefore, the speed of the proposed method for the MLP network
implementations is increased in comparison with the MLP imple-
mentation methods utilized a square array of n  n nanodevices to
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Fig. 7. An illustrative example of relationship between working power and number of
nanodevices in which by increasing the number of nanodevices, the working power is
increased.
Fig. 6. The IeV characteristic of a nanodevice in on-state a) simulation results b)
implementation results [21].
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4.3. Defect tolerance evaluation
One of the more demanding functions of MLP networks is the
pattern classiﬁcation. This function can be achieved after super-
vised training using one of established method such as error
backpropagation [22]. One major concern to utilized CrossNets for
pattern classiﬁcation has been defect tolerance. The most
numerous and signiﬁcant types of fabrication-induced faults, are
stuck-at-open defects in nanodevices. These defects correspond to
permanently disconnected Crosspoint [6,22,33,35]. The other, less
important types of defects, might include: defective nano-to-CMOS
interface pins, broken or shortened nanowires, defective CMOS
circuitry, and stuck-at-close defects in nanodevices [31,35]. So, the
stuck-at-open defects are investigated in this paper using MNIST
database [27]. In this paper, the stuck-at-open defects are assumed
to be uniformly distributed. Chen et al. [2] and Strukove [35] have
shown that any clustering of defects is much easier to cope with.
The MNIST database is divided into two sets, one for training,60,000 images, and another for testing, 10,000 images. The training
set may also divided into two sets, one for training, 50,000 images,
and another for validation, 10,000 images [4]. Fig. 8 shows 200
misclassiﬁed digits utilized for network training and testing.
Data shown in Fig. 8a is a sample set of data utilized for network
training and data shown in Fig. 8b is a sample set of data utilized for
network testing. Each digit in Fig. 8 is shown by 28  28 ¼ 784
pixels. As a result, a network with 784 inputs in the input layer of
artiﬁcial neural network is required. In this paper, a three layers
784  784  10 neurons MLP network is implemented. Bad output
pixels fraction as a function of wrong nanodevices is simulated for
this network using 4000 training samples and 2000 testing sam-
ples, some of them are shown in Fig. 8. The simulation results are
shown in Fig. 9.
In this ﬁgure, blue line shows the results of the proposed
method and red line shows the results of methods utilized a square
array of n  n nanodevices. These results show that the proposed
method may provide a 98% result ﬁdelity with as many as 80% of
wrong nanodevices. However, the defect tolerance of methods
utilized a square array of n  n nanodevices is slightly better than
the defect tolerance of our proposed method where the fraction of
wrong nanodevices is less than 80%.
Based on our analysis which is shown in Fig. 9, the defect
tolerance in the proposed method for the MLP network imple-
mentations is closed to methods of the MLP network imple-
mentation which used a square array of n  n nanodevices to
determine the synaptic weight such as Folling et al. [8], Likharev
[21,22], and Turel et al. [41].
5. Conclusion
Nanotechnology provides new opportunities for the VLSI de-
signs. This paper investigates implementation of artiﬁcial neural
networks in the nanotechnology. A novel implementation method
for artiﬁcial neural network implementation in CMOL technology
is presented and evaluated. The MNIST database is utilized to
training and testing the proposed implementation method. Some
important indices including speed, power consumption and defect
tolerance are also investigated. Our analysis shows that the speed
and power consumption of the proposed method for the MLP
network implementations are enhanced in comparison with the
MLP network implementation methods utilized a square array of
n  n nanodevices to implement the synaptic weight such as
Fig. 8. Standard MNIST data a) training samples, b) testing samples.
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Fig. 9. Comparison of the defect tolerance of the proposed MLP network implementation method and the MLP network implementation methods utilized a square array of n  n
nanodevices. Blue line shows the results of the proposed method and red line shows the results of methods utilized a square array of n  n nanodevices.
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expense of a reasonable defect tolerance overhead. Therefore, the
proposed MLP network implementation method has a huge po-
tential to become an efﬁcient method for implementing MLP
networks. As a future works, we are planning to work with CMOS
subsystem to enjoy further optimizations to have an efﬁcient
performance. In addition, we are planning to implement new
machine learning requirements such as contrast normalization
between layers and ﬁlter competition [17] in hybrid CMOS/
nanodevice technology.
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